Increasing the dynamic range of CMOS photodiode imagers by Hancock, Bruce R. et al.
(12) United States Patent (io) Patent No.: US 7,235,771 B2 
Pain et al. (45) Date of Patent: Jun. 26,2007 
(54) INCREASING THE DYNAMIC RANGE OF 
CMOS PHOTODIODE IMAGERS 
(75) Inventors: Bedabrata Pain, Los Angeles, CA 
(US); Thomas J. Cunningham, 
Pasadena, CA (US); Bruce R. 
Hancock, Altadena, CA (US) 
(73) Assignee: California Institute of Technology, 
Malibu, CA (US) 
Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 149 days. 
( * ) Notice: 
(21) Appl. No.: 11/191,603 
(22) Filed: Jul. 27, 2005 
(65) Prior Publication Data 
Feb. 2, 2006 US 200610023092 A1 
Related U.S. Application Data 
(60) Provisional application No. 601593,029, filed on Jul. 
29, 2004. 
(51) Int. C1. 
(52) U.S. C1. ................................ 250/208.1; 2501214 R 
(58) Field of Classification Search ............. 2501208.1, 
2501214 R, 214.1,214 LS; 2571290-294, 
2571440 
HOlL 2 7/00 (2006.01) 
See application file for complete search history. 
(56) References Cited 
U.S. PATENT DOCUMENTS 
6,211,510 B1 4/2001 Merrill et al. ........... 250/208.1 
6,424,375 B1 7/2002 Fowler ....................... 348/241 
6,861,635 B1 * 3/2005 Phan ....................... 250/208.1 
2002/0182788 A1 12/2002 Pain et al. .................. 438/152 
2004/0169740 A1 9/2004 Pain et al. ............... 34W229.1 
2005/0001918 A1 1/2005 Berezin et al. ............. 348/308 
OTHER PUBLICATIONS 
Written Opinion of The International Searching Authority for the 
Corresponding PCT Application No. PCTLJS2005/026772, issued 
Nov. 24, 2005 (6 pages). 
Fowler, B., et al., “Low Noise Readout using Active Reset for 
CMOS APS,” Sensors and camera systems for scient@, industrial 
and digital photography applications; Proceedings of the Confer- 
ence, pp. 126-135 (Jan. 24-26, 2000). 
* cited by examiner 
Primary Examiner-ue T. Le 
(74) Attorney, Agent, o r  Firm-Ladas & Pany LLP 
(57) ABSTRACT 
A multiple-step reset process and circuit for resetting a 
voltage stored on a photodiode of an imaging device. A first 
stage of the reset occurs while a source and a drain of a pixel 
source-follower transistor are held at ground potential and 
the photodiode and a gate of the pixel source-follower 
transistor are charged to an initial reset voltage having 
potential less that of a supply voltage. A second stage of the 
reset occurs after the initial reset voltage is stored on the 
photodiode and the gate of the pixel source-follower tran- 
sistor and the source and drain voltages of the pixel source- 
follower transistor are released from ground potential 
thereby allowing the source and drain voltages of the pixel 
source-follower transistor to assume ordinary values above 
ground potential and resulting in a capacitive feed-through 
effect that increases the voltage on the photodiode to a value 
greater than the initial reset voltage. 
12 Claims, 4 Drawing Sheets 
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INCREASING THE DYNAMIC RANGE OF 
CMOS PHOTODIODE IMAGERS 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application is related to and claims the benefit of U.S. 
Provisional Patent Application No. 601593,029 filed Jul. 29, 
2004, the disclosure of which is hereby incorporated herein 
by reference. 
This application is also related to U.S. Patent Application 
Publication No. 200410169740 the disclosure of which is 
also hereby incorporated herein by reference. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
TECHNICAL FIELD 
This invention related to improvements in the dynamic 
range of CMOS imagers that have a photodiode and typi- 
cally three or more transistors per pixel. 
BACKGROUND OF THE INVENTION 
CMOS imagers are electronic camera or imaging chips 
implemented in CMOS (complementary metalioxideisili- 
con) technology, the technology presently used to make a 
large fraction of analog electronic circuits, as well as virtu- 
ally all digital electronics. The CMOS process uses n-chan- 
ne1 and p-channel field-effect transistors, as well as typically 
diodes, resistors and capacitors. 
A CMOS imager contains a light-sensitive area where an 
optical image is focused. The image is converted into an 
electrical signal at the light-sensitive area. The CMOS 
imager also typically includes surrounding support electron- 
ics that readout the electrical signal, producing an analog or 
digital video output signal. 
The light sensitive area is divided into a two-dimensional 
array of picture elements, or pixels. Each pixel in the array 
converts the light that falls on that pixel over an integration 
time period into a single signal voltage that can be read out 
by the support electronics. 
A schematic of a commonly used prior art photodiode 
pixel 10 is shown in FIG. 1. Of course, those skilled in the 
art recognize that a conventional imager may well have 
millions of pixels 10 in a given imager arranged in a two 
dimensional array of pixels 10 and that only a single pixel 
is represented by FIG. 1. The pixels 10 become sensitive to 
light impinging them during an integration time period when 
electrons are bled off a capacitor inherently associated with 
a photosensitive diode 12. 
Immediately prior to the beginning of the integration time 
period the photo diode 12 is reset. When QReset goes high the 
reset transistor MReset is turned on draining away any accu- 
mulated charge in the photodiode 12 thereby reverse biasing 
the photodiode 12 with the voltage VDD. The reset transistor 
MReset is then turned off again when QReset goes low, 
isolating the photodiode 12 and initially leaving a voltage 
equal to VDD initially stored on the photodiode’s internal 
capacitance. The integration time-period then begins and 
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the photodiode 12, tending to discharge the capacitively 
stored voltage towards ground. The amount of discharge in 
a fixed amount of time (the integration time period) is 
proportional to the intensity of light incident on the pixel 10. 
Then when aselect goes high the pixel voltage is read out 
by turning on the select transistor MseleCt. This allows the 
column current source to draw current through the source- 
follower transistor M, biasing it, while simultaneously 
allowing source-follower transistor M, to drive the column 
bus or line 14. The source-follower transistor M, acts like 
a single-transistor buffer amplifier and it causes the column 
bus 14 voltage to follow the photodiode 12 voltage (minus 
a fixed offset drop) allowing a signal representative of the 
photodiode voltage to be sampled on line 14. 
A key figure of merit of a CMOS imager is its dynamic 
range, which is the range of signals which the imager can 
faithfully read out. It is usually expressed as a ratio of the 
largest readable signal to the smallest readable signal. The 
smallest readable signal is determined by the noise floor of 
the imager. This invention does not address the noise 
directly, so the noise floor need not be discussed further in 
any particular detail. However, noise reduction is discussed 
in passing in connection with a second embodiment which 
has certain noise reduction features and one purpose of the 
second embodiment is to demonstrate that the techniques 
disclosed herein are compatible with noise reduction tech- 
niques. 
The largest readable signal is determined by the maxi- 
mum signal swing that can be read out. The dynamic range 
is maximized by making the high end voltage as high as 
possible and the low end voltage as low as possible. 
In a photodiode imager, the low end of this range is 
determined by the offset of the source-follower and its 
relation to other downstream electronics. Again the low end 
of the swing is not addressed by this disclosure and so again 
will not be discussed further. 
The high end of the voltage swing is determined by how 
high one can set the photodiodes’ initial reset voltage. This 
innovation is intended to increase the dynamic range by 
increasing the magnitude of this reset voltage. 
The complementary nature of CMOS means that both 
n-channel and p-channel transistors are ordinarily available 
to the designer, and both types are used in some parts of the 
imager, such as in associated logic circuits. However, in 
most practical designs the pixel size is quite limited, usually 
being on the order of 10 pm for a typical imager. There is a 
minimum separation normally required between n-channel 
and p-channel transistors, and the amount of required sepa- 
ration normally means that one cannot mix transistor types 
within a pixel and keep the size of the imager small. 
Therefore all of the transistors in the pixel are typically of 
the same conductivity type, usually n-type (which is also 
called n-channel). 
The three transistors shown in FIG. 1 are all therefore 
typically all of the same conductivity type and in modem 
circuits this means that they are preferably all n-channel 
transistors. The reset drive voltage is the positive supply 
voltage, VDD. A problem comes about because using an 
n-channel transistor (or generically a reset switch or tran- 
sistor having the same conductivity type as the other tran- 
sistors in the imager) as the reset switch limits the maximum 
diode reset voltage. In order for an n-channel transistor to be 
on, the gate voltage must be at least one threshold voltage 
(called V,) more positive than the source voltage of the 
transistor. Alternatively, one can say that the source must be 
US 7,235,771 B2 
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more negative than the gate by at least V, The same issue 
would arise for a p-channel imager, but in that case the 
polarities would be reverse. 
While it is possible to overdrive the gate voltage of the 
reset transistor by certain means, this can damage the reset 
transistor, resulting in greatly reduced reliability. Therefore, 
in a standard configuration, the maximum gate voltage is the 
positive supply voltage VDD (usually either 5 volts or 3.3 
volts, depending on the CMOS process used). 
If the gate is held at VDD and source must be must be more 
negative than the gate by at least V, then the maximum 
source voltage is VDD-V, for the transistor to remain on. If 
the source rises above this voltage then the transistor will 
tend to turn off. This effect limits the maximum reset voltage 
of the photodiode to VDD-V,. If the photodiode voltage is 
initially at ground and QReset goes high, then MReset will turn 
on and current will flow through it pulling the photodiode 
voltage up toward VDD. However, as the photodiode voltage 
approaches. VDD-V, the gate-source voltage of the reset 
transistor MReset approaches the threshold and turns itself 
off, preventing its source voltage (which is the photodiode 
reset voltage on the cathode of photodiode 12) from increas- 
ing any further. 
To be more precise, the transistor MReset does not abruptly 
shut off, but instead goes into subthreshold operation where 
the current decreases exponentially with increasing source 
voltage. This will allow the photodiode voltage to continue 
to increase slightly, but it does so logarithmically with time. 
For a practical reset time of tens of microseconds, the diode 
voltage can only climb a few millivolts above the cutoff 
VDD-V, Even if the reset were continued for hours the 
diode voltage will only be raised by tens of millivolts above 
this limit. 
For example, in a 3.3 V CMOS process, the threshold 
voltage V, is normally about one volt, but it is increased 
even further by the so-called body effect when its source is 
raised above ground. Let us therefore use a figure of 1.3 
volts for the threshold voltage V, The maximum photo- 
diode reset voltage is then only 3.3 V-1.3 W2.0  V. 
The lowest value of the photodiode voltage that can be 
read out is limited by the other electronics, and may typi- 
cally be about one volt. Therefore the maximum photodiode 
signal swing is perhaps only from 2 volts to 1 volt, or only 
a range of 1 volt of the 3.3 volt supply voltage VDD. The 
situation is only slightly better for 5V CMOS processes, and 
the trend in CMOS development is, if anything, towards 
lower supply voltages. 
The presently disclosed technology is intended to circum- 
vent the problem described above and allow the photodiode 
12 to be reset to an initial reset voltage greater thanVDD-V, 
without having to resort to either overdriving the reset 
transistor gate or replacing the n-channel reset transistor 
with a p-channel one. 
BRIEF DESCRIPTION OF THE PRESENT 
INVENTION 
The disclosed invention uses a capacitive “kick-up’’ or 
so-called “bootstrapping” effect in a two step reset, in order 
to increase reset voltage of a photodiode above its ordinary 
reset voltage. 
In one aspect the present invention provides a multiple- 
step reset process for resetting a voltage stored on a photo- 
diode prior to an integration time period, the process includ- 
ing: a first stage which occurs while a source and a drain of 
a pixel source-follower transistor are held at ground poten- 













6 5  
pixel source-follower transistor to an initial reset voltage 
having potential less that of a supply voltage; and a second 
stage which occurs after the initial reset voltage is stored on 
the photodiode and the gate of the pixel source-follower 
transistor and including releasing the source and drain 
voltages of the pixel source-follower transistor from ground 
potential and allowing the source and drain voltages of the 
pixel source-follower transistor to assume ordinary values 
above ground potential thereby resulting in a capacitive 
feed-through effect that increases the voltage on the photo- 
diode to a value greater than the initial reset voltage. 
In another aspect the present invention provides an imager 
circuit having a plurality pixels, each pixel including: (i) a 
photodiode, (ii) a reset transistor for selecting coupling the 
photodiode to an initial reset voltage, and (iii) a source- 
follower transistor having a gate coupled to the photodiode 
and having a first electrode coupled to a bus which is 
switchable between a ground potential and a supply voltage 
potential. The imager circuit also includes at least one kick 
up circuit for increasing the voltage stored on photodiodes in 
pixels by switching the voltage on said bus. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Preferred embodiments of the invention will now be 
described with reference to the following drawings wherein 
common reference numerals are used throughout the draw- 
ings to represent identical or similarly functioning elements 
and devices: 
FIG. 1 is a schematic of a conventional three-transistor 
photodiode pixel and the circuitry common to a column 
conductor. 
FIG. 2 is a schematic of modified pixel illustrating the 
present invention for increasing the maximum diode voltage 
and thereby increasing the dynamic range of a photodiode 
pixel. 
FIG. 3 is a timing diagram for the circuit of FIG. 2. 
FIG. 4 is a schematic diagram of an active reset circuit for 
a photodiode, which circuit has dynamic range issues. 
FIG. 5 is an improved version of an active reset circuit in 
which the dynamic range is improved. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS OF THE PRESENT 
INVENTION 
A First Embodiment 
A modified pixel 10 used to implement the presently 
disclosed technology is shown in FIG. 2, along with the 
modifications in the column-based biasing circuitry. In FIG. 
2, only four pixels 10 are represented, and only one of those 
four pixels is shown in detail since all pixels would prefer- 
ably be identical to one another. Each pixel 10 is modified 
by having the reset voltage, V,,,,,, brought out over a 
separate line 16 rather than connecting it directly to VDD as 
done in the prior art of FIG. 1. This allows the reset voltage 
V,,,,, and VDD to be controlled separately. The column 
circuitry 17 (only one column is shown in detail for ease of 
illustration) is modified by adding a switch transistor, 
MPower, between VDD and the column power line 16, which 
supplies a voltage called P-VDD (for Pixel VDD). MPower is 
of opposite conductivity type compared to the three transis- 
tors in pixel 10. Since switch transistor MPow,, is located at 
the top of the column rather than being inside the pixel 10, 
and because only one such transistor MPower is needed per 
column (rather than one per pixel), there is no problem 
US 7,235,771 B2 
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achieving the needed n-channel to p-channel separation rises due to capacitive feed-through, the source-follower 
between these switch transistors MPower (one for each col- transistor MsF tries to make the source and channel follow 
umn) and the pixel transistors in the associated column of this increase as well. This further rise is also fed through, 
pixels. Therefore MPower can be a p-channel transistor while creating positive feedback. 
the pixel transistors can be n-channel transistors with little 5 In the end, the reset voltage on photodiode 12 will be 
space penalty. Using a p-channel transistor switch MPower “kicked up” from its initial value by this capacitive feed- 
allows P-VDD to climb all the way to VDD when MPower is through effect. The magnitude of the kick-up will depend on 
turned on. The MPower transistor is described and shown as the ratio of the photodiode capacitance to the source- 
being located at the “top” of the column for ease of expla- follower channel capacitance, as well as on the exact gain of 
nation, it being understood by those skilled in the art that it i o  the source-follower. In practice, however, the kick-up can be 
may be located wherever convenient to do so and thus it significant, easily on the order of 1 volt or more, which is 
does not need to be located at the “top” of the column. enough to kick the final reset voltage from less thanVDD-V, 
The reset is preferably done in two steps. See also FIG. 3 to very near VDD, which is the maximum to which it should 
for a diagram of various voltage occurring in the circuit of usually be set without risking transistor damage and reduced 
FIG. 2 during Reset Stage 1 and Reset Stage 2 as well as 15 reliability. Indeed, the final reset voltage can increase above 
during a subsequent Integration Stage when the intensity of VDD if the ratio mentioned above is not set properly to 
the impinging light is measured. The first step or stage control the final reset voltage to VDD or less. 
(Reset Stage 1) is much like a conventional reset. The reset To restate: the reset voltage of photodiode 12 is increased 
begins with selecting the pixel by bringing Qsezect high beyond its initial limit by doing a two-stage reset. In, the first 
thereby turning on MseZect. Next during the first reset stage 20 stage the photodiode 12 is reset to a voltage that is limited 
QmD goes high which turns the column transistor MPower to being less than VDD-V, as in a conventional pixel. 
off (since this transistor is preferably a p-type channel FET However, this reset voltage is stored on the photodiode 12 
and thus responds to negative logic). QReset is then brought while the source and drain of the pixel source-follower 
high to VDD, turning on reset transistor MReset. This charges transistor MsF are pulled down to ground potential, thereby 
the diode 12 up to V,,,,, (VDD-VT), but it cannot go higher 25 storing a significant charge in the channel-to-gate capaci- 
since the reset transistor MReset will tend to turn itself off, as tance of MsF. After the initial reset voltage is isolated from 
previously mentioned. QReset is then returned low (to 0 Volt) (and stored on) photodiode 12, the second reset occurs, 
turning off the reset transistor MReset and storing V,,,,, on where the source and drain of the source follower transistor 
the diode 12. In this first step the maximum diode reset MsF are allowed to pop back up to an increased voltage. As 
voltage is still basically limited to VDD-V, just as in the 30 the voltage on the source and drain rise, capacitive feed- 
conventional pixel of FIG. 1. through results in a capacitive “kick up” that increases the 
However, unlike a conventional imager, the added MPower photodiode’s reset voltage as well, possibly well above the 
transistor switch together with the fact that the reset voltage initial limited reset voltage. Therefore, in the second step the 
is separate from P-VDD allows the reset to be done with reset voltage can be easily increased well beyond the ordi- 
MPower switched off. The reset voltage applied to the pho- 35 nary limit of VDD-V, 
todiode is also connected to the gate of MsF turning it on. In an exemplary 3.3V CMOS process, the maximum 
Since MSezect is also on during stage one of the reset, the initial reset voltage at the end of the first stage of reset would 
column current sink 18 is able to pull the column bus to still be limited to approximately 2 volts. When MPow,, is 
ground, as well as pulling P-VDD on bus 16 to ground turned back on, however, the drain voltage increases by 3.3V 
through MSezect and M s .  Therefore when the first step of the 40 while the source voltage may increase by 1 V. The source- 
reset is completed and V,,,,, is stored on the capacitance of follower channel capacitance can easily be comparable to 
the photodiode 12, this occurs with the source and drain of the diode capacitance, and a typical source-follower gain 
MsF are at ground potential. including the body effect might be 0.8. Using these typical 
Even though the reset voltage in this initial step is limited values, it would be possible to kick the reset voltage from the 
to being less than VDD-V, because the source and drain of 45 initial value of 2 Volts all the way up to around 3.0 Volts. 
MsF are both at ground potential the reset voltage is still This would extend the maximum signal swing from 
suficient to induce considerable channel charge in M,.  approximately 2 volts-1 volt (a 1 volt range) to approxi- 
This implies that there is significant capacitance between the mately 3 volts-1 volt or a 2 volt range. This technique 
channel of MsF and the gate, which is of course connected effectively doubles the dynamic range of the imager may 
to the photodiode 12. 50 making a change which does not increase the number of 
This capacitance in M, is responsible for the boosting of transistors (three) in an individual pixel 10. This is a huge 
the voltage on the photodiode 12 in the second stage (Reset gain in dynamic range for very little additional complexity 
Stage 2) of the reset operation. In the second stage, QvDD in the circuit. 
returns low, powering the drain and source of MsF. The Those skilled in the art will appreciate that a technique has 
column p-channel transistor MPower is switched on, bringing 55 been described for increasing the dynamic range in three- 
the voltage up on P-VDD and therefore the voltage on the transistor photodiode pixel imagers. The fact that the 
drain of MsF back up to VDD. The source of MsF also tends n-channel reset transistor MReset turns itself off if the diode 
to increase, since the tendency of the source-follower is to voltage raises within a threshold of VDD considerably limits 
drive its source up to one threshold drop below its gate the maximum reset voltage of a prior art imager. The 
voltage, which is initially the photodiode reset voltage. This 60 disclosed technology addresses that problem by using a 
brings the channel voltage of MsF up as well. two-step reset process. The first stage of reset has the same 
However, the relatively large channel-to-gate capacitance limitations as the conventional imager, but it is done while 
of MsF described previously means that there is significant the source and drain of the pixel source-follower transistor 
capacitive feed-through from channel to gate. Therefore, as are held at ground. In the second stage, after the initial reset 
the channel voltage in MsF comes up during Reset Stage 2, 65 voltage is stored on the photodiode 12, the source and drain 
it tends to kick its gate voltage (and therefore the photodiode voltages of the pixel source-follower transistor MsF are 
12 voltage) up with it as it rises. Further, as this gate voltage allowed to return to their ordinary values. This results in a 
US 7,235,771 B2 
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capacitive feed-through effect that kicks up the photodiode 
12 voltage reset voltage to a value that can be considerably 
greater than the VDD-V, limit associated with the prior art. 
This will increase the signal swing and therefore the achiev- 
able dynamic range, without having either to overdrive 
transistors (with a resulting reliability penalty) or resort to 
using p-channel reset transistors within the pixel (with a 
resulting space penalty). 
FIG. 3 depicts the timing diagram for the two stage reset 
of the pixel of FIG. 2. The reset stages begin with selecting 
the pixel by bringing @Select high. In the first reset stage, 
QYDD goes high which turns the column power FET off (since 
this transistor is preferably a P-channel FET and uses 
negative logic). @Reset then goes high turning on the reset 
transistor. The diode voltage rapidly slews up to VDD minus 
a threshold voltage but it cannot climb above this since the 
n-channel reset transistor MReset will then tend to turn itself 
off. This first reset stage ends when @Reset returns low 
shutting the reset transistor MReset off completely. @ vDD then 
returns low, powering the drain and source of the source- 
follower transistor MsF. Capacitive coupling results in a 
capacitive “kick-up’’ that can increase the initial diode reset 
voltage above VDD-V, aselect is then returned to low, 
deselecting the pixel, and the pixel is allowed to integrate 
photo-generated charge, which discharges the photodiode’s 
voltage at a rate proportional to the incident light intensity. 
At the end of the integration time period the buffered diode 
voltage is read out, the pixel is again reset as disclosed 
herein, and the process is repeated 
A Second Embodiment 
As mentioned above, the photodiode 12 is periodically 
reset. Preferably the photodiode 12 is reset to a fixed reset 
voltage which is the same for every reset. In practice, when 
the photodiode 12 is isolated at the very beginning of the 
integration time period the voltage stored on it is the nominal 
voltage plus or minus some noise voltage. This noise voltage 
is caused by the integration of Johnson noise onto the 
capacitance of the photodiode 12. 
The ultimate source of this noise is parasitic resistance in 
the circuit. However, the magnitude of the noise does not 
depend on the value of the resistance because the RC circuit 
formed by the parasitic resistance and the photodiode 
capacitance acts to band limit the noise. If the resistance is 
higher then more noise per unit frequency results, but it is 
bandlimited to a lower frequency. If the resistance is lower, 
then less noise per unit frequency results, but this smaller 
value is integrated over a wider frequency band. 
The overall integral of noise power per unit frequency 
over frequency is therefore independent of the resistance and 
is given simply by: 
V,,,,,= J m  (1) 
where V,,,,, is the rms noise voltage; k is Boltmann’s 
constant, T is the absolute temperature, and C is the capaci- 
tance of the photodiode 12. In charge, the noise is given by: 
Lh,,,,=~ (2) 
This reset noise is therefore known as kTC noise. The kTC 
noise is the dominant noise source in photodiode imagers. 
Where the noise floor due to other sources may typically be 
5 electrons equivalent rms, the kTC noise may be 50 
electrons. 
Any means of reducing this kTC noise is therefore 
potentially important in CMOS imagers. 
There are several existing means of reducing kTC noise 
known in the prior art. The simplest is known as correlated 
8 
double sampling (CDS). In CDS the reset noise is simply 
measured and stored after each reset, then subtracted off the 
signal. However, it requires that each pixel be read twice per 
frame (which degrades the readout speed by a factor of two) 
5 and it requires a frame memory in which to store the reset 
values. For many applications these drawbacks render CDS 
impractical. 
Another method is to use an active reset technique. Here 
feedback is used to measure the reset voltage during the reset 
i o  and to dynamically compensate so that the read noise is 
eliminated. In this case an operational amplifier (opamp) is 
used to effect the feedback. The simplest active reset scheme 
uses an opamp per pixel 10, but there usually is not room in 
the size allotted a pixel for visible light imagers to accom- 
15 modate a full op amp. Therefore this prior art technique is 
limited to line arrays or infrared imagers. 
An active reset scheme that uses one opamp per column 
in shown in FIG. 4. This scheme adds one extra transistor in 
each pixel 10. The basic operation is that the opamp controls 
20 the reset of the photodiode by controlling the voltage on the 
gate of the reset transistor MReset. As the column voltage 
approaches the reference voltage, the opamp shuts off 
MReset. Because the shut-off of MReset is controlled, the reset 
noise is reduced below the kTC limit. 
The active reset scheme just described has the same (or a 
worse) problem as noted with reference to FIG. 1, namely, 
a limitation on the operating voltage range. Those skilled in 
the art appreciate that CMOS processes have some maxi- 
mum voltage associated with the resulting devices. This 
30 voltage is usually denoted as VDD, and its maximum value 
depends on the particular CMOS process used. Typical 
values for VDD are 3.3 V or 5.0 V for modern CMOS 
devices. Furthermore, for an n-channel transistor to be 
active, the gate voltage must be larger than the source 
35 voltage by a certain threshold voltage, called V,. Threshold 
voltages are normally on the order of one volt, as previously 
mentioned. 
Consider the example of a 5 volt CMOS process, that is, 
where VDD=5.0 volts. Assume that VT=l .O volt. No voltage 
40 can be higher than VDD without risking reduce reliability, so 
the maximum value of the voltage on @Reset is 5.0 V. This 
goes to the gate of MAct. For MAct to be on then, its source 
must be at least one V, below the voltage on @Reset. 
Therefore the maximum value of V, is around 4.0 volts. 
45 For MReset o be on, its source must be at least another V, 
drop below this. Therefore the maximum voltage on the 
photodiode is around 3.0 V. Furthermore this is an absolute, 
maximum; one would like some headroom in which the 
opamp can operate. If we leave 0.5 V for this, it reduces the 
50 reset voltage further, to about 2.5 volts. There is yet one 
more threshold drop from the photodiode to the column bus 
voltage through MsF. This means that the maximum column 
bus voltage is at most about 1.5 volts. 
Since the column bus 14 can at most swing down to 
55 ground from its maximum voltage, this leaves the circuit 
with only 1.5 volts of swing according to this analysis. 
Furthermore, the actual situation is even somewhat worse 
than this simple analysis because of the so-called body effect 
which increases the threshold voltage beyond 1.0 V for 
60 transistors whose source and drain are near VDD. In a real 
circuit therefore the available signal swing may be as small 
as 0.5 V out of the 5.0 V supply voltage. 
One solution is to modify the details of the feedback 
system of FIG. 4 to the embodiment shown in FIG. 5. The 
65 opamp controls one side of the reset transistor MReset, and 
the activation transistor MAct is removed as it is no longer 
needed. So this proposed solution also simplifies the pixel 10 
25 
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in that the number of transistors is reduced from four to three 
yet the pixel 10 of FIG. 5 still enjoys the improvement in 
reducing the reset noise below the kTC limit. 
This scheme is intended to work similarly to the two step 
reset scheme disclosed with reference to the first embodi- 
ment of FIGS. 2 and 3. This so-called “kick-up” reset is used 
to obtain a higher reset voltage than ordinarily possible with 
an n-type reset transistor. Thus, VFbk is initially disconnected 
from the opamp’s output and is instead driven to an inter- 
mediate voltage VResem when is brought high turning 
on MI,,,. QRst is then brought high, turning on MReset as a 
switch and resetting the photodiode 12 to VResem. QRst is 
then returned low, isolating VResem on the photodiode 12. 
This is all done with the MPower transistor off so that the 
source and drain of M, are both at ground in stage one of 
the reset. 
Then, in stage two of the reset, the MPower transistor is 
turned on, pulling up the source and drain of M,.  As the 
voltage on the source and drain of MsF comes up, there is 
capacitive feed-through to the gate of M, which increases 
the voltage on the photodiode 12. Since this capacitive 
feed-through is quite significant, the voltage on the photo- 
diode can be kicked up to almost VDD by this technique. 
The end result of this reset operation is that a voltage near 
VDD is stored on the photodiode 12. However, there has been 
no noise reduction yet; the photodiode reset voltage at this 
point in stage two still contains the full amount of kTC noise. 
Therefore, at this point VFbk is preferably isolated from 
external voltages, and the bilateral switch 11 is turned on so 
that VFbk is driven by the output of the opamp; QRst is again 
brought high. The opamp lowers the end of transistor MReset 
that is connected to VFbk, so that this end now acts as the 
source and the end connected to the photodiode 12 acts as 
the drain. When the voltage on the source of MReset drops to 
around a threshold drop below the voltage on QReset, tran- 
sistor MReset begins to turn on, drawing current out of the 
photodiode 12. Therefore current “backflows” out of the 
photodiode 12 during the active reset period, reducing the 
reset voltage somewhat and reducing noise at the same time. 
The source-follower transistor MsF drives V, on line 14 
to follow the photodiode 12 voltage. When V, approaches 
VReP however, the opamp drives VFbk back up, turning off 
MReset. In this way the reset voltage on the photodiode 12 is 
controlled by the opamp until Vc0pVRef. Because this reset 
is controlled, the kTC noise is eliminated. 
The combined effect of the “kick up” reset together with 
this alternative active reset is as follows: The “kick up” reset 
using capacitive bootstrapping is used to get the photodiode 
12 reset voltage to very near VDD. This is as high as it should 
go without possibly damaging the pixel, and is a volt or so 
higher than can be achieved through other reset methods. 
However, this reset has the full kTC noise associated with it. 
The active reset then pulls the photodiode voltage back 
down slightly because current “backflows” out of the pho- 
todiode 12 during a third stage following the second stage. 
Since one normally wants the reset voltage as high as 
possible, this action sacrifices some dynamic range, but in 
return gains a reduction in the reset noise. Overall, however, 
the final reset voltage in this “backflow” technique of FIG. 
5 is still higher than can be achieved according to the 
technique described with reference to FIG. 4 because the 
backflow method does not suffer as much from the limita- 
tions imposed by the threshold voltage drops. And the 
“backflow” embodiment of FIG. 5 requires one fewer tran- 
sistor per pixel 10 than does the technique of FIG. 4, another 
advantage over FIG. 4. 
10 
In summary, an alternative method has been described in 
this second embodiment for performing active reset in order 
to reduce the reset noise. The method of FIG. 4 uses an 
opamp driven circuit to set the photodiode reset voltage with 
5 reduced noise effects. However, the maximum reset voltage 
is limited by the several threshold voltage drops that the 
signal must suffer, and this severely limits the dynamic range 
of the imager pixel of FIG. 4. 
The method and imager pixel circuit disclosed with 
i o  reference to FIG. 5 uses a “kick-up” reset, also described 
with reference to the first embodiment, to initially reset the 
photodiode voltage all the way to near VDD, although this 
reset is still noisy. The active reset is then engaged and 
causes a small amount of charge to “backflow” out of the 
15 photodiode 12. This actually reduces the reset voltage 
slightly, but in a controlled fashion so that the reset noise is 
considerably reduced. 
The ultimate effect is to sacrifice a bit of the gain in 
dynamic range provided by the two stage reset technique in 
20 order to obtain a lower noise reset. It is thought that the 
addition of the third stage is an acceptable engineering 
tradeoff. Because the only a small amount of backflow is 
needed, because the kick-up reset can get the initial reset 
voltage so close to VDD, and because this method does not 
25 work the same way with respect to the threshold voltage 
drops, the magnitude of the reset voltage and therefore the 
dynamic range is increased over that of the active reset 
method that only pulled the reset voltage up. 
Of course those skilled in the art can now decide for 
30 themselves whether the two stage reset alone or the three 
stage reset (with noise reduction) better suits their needs. 
Having described this invention in connection with sev- 
eral embodiments thereof, modification may well now sug- 
gest itself to those skilled in the art. As such the invention 
35 is not to be limited to the disclosed embodiments except as 
specifically required by the appended claims. 
What is claimed is: 
1. A multiple-step reset process for resetting a voltage 
stored on a photodiode prior to an integration time period, 
a first stage which occurs while a source and a drain of a 
pixel source-follower transistor are held at ground 
potential and including charging the photodiode and a 
gate of the pixel source-follower transistor to an initial 
reset voltage having potential less than that of a supply 
voltage; and 
a second stage which occurs after the initial reset voltage 
is stored on the photodiode and the gate of the pixel 
source-follower transistor and including releasing the 
source and drain voltages of the pixel source-follower 
transistor from ground potential and allowing the 
source and drain voltages of the pixel source-follower 
transistor to assume ordinary values above ground 
potential thereby resulting in a capacitive feed-through 
effect that increases the voltage on the photodiode to a 
value greater than the initial reset voltage. 
2. The multiple-step process of claim 1 wherein during the 
first stage the source and the drain of the pixel source- 
follower transistor are held at ground potential by a transis- 
60 tor of opposite conductivity type to the conductivity type of 
the pixel source-follower transistor. 
3. The multiple-step process of claim 2 wherein the drain 
of the pixel source-follower transistor is coupled to said 
supply voltage when said transistor of opposite conductivity 
4. The multiple-step process of claim 1 further including 
a third stage wherein after increasing the voltage on the 
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photodiode to a value greater than the initial reset voltage in photodiodes in each of the plurality of pixels in said column 
the second stage, then draining the voltage on the photo- and an operational amplifier for draining the voltage on the 
diode in a controlled fashion to a value less than a highest photodiodes in said column in a controlled fashion to a value 
value obtained therefore in order to reduce noise. less than the increased value obtained therefore by the kick 
5. The multiple-step process of claim 4 wherein the step 5 up circuit in order to reduce reset noise. 
of draining voltage on the photodiode is accomplished using 11. A method of resetting photodiodes disposed in an 
an operational amplifier having inputs connected to a col- array of pixels, the method comprising: - -  
umn bus and to a reference voltage. 
6. The multiple-step process of claim 5 wherein the 
operational amplifier continuously monitors the voltage on i o  
the column bus. 
7. An imager circuit comprising: 
a plurality pixels, each pixel including: 
(i) a photodiode, 
(ii) a reset transistor for selectively coupling the pho- 15 
todiode to an initial reset voltage, 
(iii) a source-follower transistor having a gate coupled 
to the photodiode and having a first electrode 
coupled to a bus which is switchable between a 
ground potential and a supply voltage potential, and 20 
a kick up circuit for increasing the voltage stored on 
photodiodes in the plurality of pixels by switching the 
voltage on the bus. 
8. The imager circuit of claim 7 wherein each pixel further 
(iv) a selecting transistor for selectively coupling a second 
electrode of the source-follower transistor to a signal 
output bus. 
9. The imager circuit of claim 8 wherein the plurality of 
pixels are arranged in a column and wherein said kick up 30 
circuit increases the voltage stored on photodiodes in each of 
the plurality of pixels in said column. 
10. The imager circuit of claim 8 further including a 
monitoring circuit for monitoring the voltage stored on the 
includes: 25 
(i> arranging a photodiode in kach pixel with three tran- 
sistors in each pixel for controlling resetting of the 
photodiode, sensing by the photodiode and read out of 
a voltage stored on the photodiode after sensing; 
(ii) providing a column control circuit for switching a 
voltage on a column bus between first and second 
potentials; 
(iii) controlling the three transistors in each pixel to reset 
the photodiode in each pixel by raising the voltage 
stored on the photodiode in the pixel to an initial reset 
voltage, the initial reset voltage being less than a supply 
voltage; and 
(iv) capacitively coupling the voltage on the column bus 
via a capacitive feed-through effect associated with one 
of the transistors in the pixel such that in response to 
switching the voltage on the column bus the voltage on 
the photodiode in the pixel increases to a value greater 
than its initial reset voltage. 
12. The method of claim 11 further including: 
(v) after capacitively coupling the voltage on the column 
bus to thereby increase the voltage on the photodiode to 
a value greater than the initial reset, draining the 
voltage on the photodiode in a controlled fashion to a 
value less than a highest value obtained therefore in 
order to reduce noise. 
* * * * *  
